This commit is contained in:
2025-06-13 14:27:42 -06:00
parent e12ec64c22
commit a43350989a
236 changed files with 5144 additions and 1865 deletions

View File

@ -2,17 +2,17 @@
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
<channel>
<title>ULiege on Formal Methods Tools</title>
<link>https://fmtools.fyi/developers/uliege/</link>
<link>http://localhost:1313/developers/uliege/</link>
<description>Recent content in ULiege on Formal Methods Tools</description>
<generator>Hugo</generator>
<language>en-us</language>
<lastBuildDate>Sat, 07 Jun 2025 00:00:00 +0000</lastBuildDate>
<atom:link href="https://fmtools.fyi/developers/uliege/index.xml" rel="self" type="application/rss+xml" />
<atom:link href="http://localhost:1313/developers/uliege/index.xml" rel="self" type="application/rss+xml" />
<item>
<title>veriT</title>
<link>https://fmtools.fyi/tools/sat-smt/verit/</link>
<link>http://localhost:1313/tools/sat-smt/verit/</link>
<pubDate>Sat, 07 Jun 2025 00:00:00 +0000</pubDate>
<guid>https://fmtools.fyi/tools/sat-smt/verit/</guid>
<guid>http://localhost:1313/tools/sat-smt/verit/</guid>
<description>&lt;p&gt;veriT is an SMT solver developed by LORIA and ULiege. It supports a wide range of theories and is designed for use in formal verification, automated reasoning, and related research areas. veriT accepts input in SMT-LIB2 and DIMACS formats and provides a command-line interface for ease of integration into verification workflows. The solver is actively maintained and distributed under the BSD license, making it suitable for both academic and industrial applications.&lt;/p&gt;</description>
</item>
</channel>