20 lines
1.3 KiB
XML
20 lines
1.3 KiB
XML
<?xml version="1.0" encoding="utf-8" standalone="yes"?>
|
|
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
|
|
<channel>
|
|
<title>ULiege on Formal Methods Tools</title>
|
|
<link>https://example.org/developers/uliege/</link>
|
|
<description>Recent content in ULiege on Formal Methods Tools</description>
|
|
<generator>Hugo</generator>
|
|
<language>en-us</language>
|
|
<lastBuildDate>Sat, 07 Jun 2025 00:00:00 +0000</lastBuildDate>
|
|
<atom:link href="https://example.org/developers/uliege/index.xml" rel="self" type="application/rss+xml" />
|
|
<item>
|
|
<title>veriT</title>
|
|
<link>https://example.org/tools/verit/</link>
|
|
<pubDate>Sat, 07 Jun 2025 00:00:00 +0000</pubDate>
|
|
<guid>https://example.org/tools/verit/</guid>
|
|
<description><p>veriT is an SMT solver developed by LORIA and ULiege. It supports a wide range of theories and is designed for use in formal verification, automated reasoning, and related research areas. veriT accepts input in SMT-LIB2 and DIMACS formats and provides a command-line interface for ease of integration into verification workflows. The solver is actively maintained and distributed under the BSD license, making it suitable for both academic and industrial applications.</p></description>
|
|
</item>
|
|
</channel>
|
|
</rss>
|