public/licenses/bsd/index.xml

<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>BSD on Formal Methods Tools</title>
    <link>http://localhost:1313/licenses/bsd/</link>
    <description>Recent content in BSD on Formal Methods Tools</description>
    <generator>Hugo</generator>
    <language>en-us</language>
    <lastBuildDate>Sat, 07 Jun 2025 00:00:00 +0000</lastBuildDate>
    <atom:link href="http://localhost:1313/licenses/bsd/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>cvc4</title>
      <link>http://localhost:1313/tools/sat-smt/cvc4/</link>
      <pubDate>Sat, 07 Jun 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/tools/sat-smt/cvc4/</guid>
      <description>&lt;p&gt;&#xA;&#xA;&lt;div style=&#34;display: flex; align-items: center; gap: 8px;&#34;&gt;&#xA;    &lt;span style=&#34;display: inline-block; width: 12px; height: 12px; border-radius: 50%; background: rgb(240, 85, 85);&#34;&gt;&lt;/span&gt;&#xA;    &lt;span style=&#34;display:none&#34;&gt;[&lt;/span&gt;&#xA;    &#xA;    &lt;span style=&#34;color: rgb(240, 85, 85); font-size: 1rem;&#34;&gt;Not Maintained Since 2021&lt;/span&gt;&#xA;    &#xA;    &lt;span style=&#34;display:none&#34;&gt;]&lt;/span&gt;&#xA;&lt;/div&gt;&#xA;cvc4 is an automatic theorem prover for SMT problems. It is succeeded by &lt;a href=&#34;../cvc5&#34;&gt;cvc5&lt;/a&gt;&lt;/p&gt;</description>
    </item>
    <item>
      <title>cvc5</title>
      <link>http://localhost:1313/tools/sat-smt/cvc5/</link>
      <pubDate>Sat, 07 Jun 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/tools/sat-smt/cvc5/</guid>
      <description>&lt;p&gt;cvc5 is an automatic theorem prover for SMT problems.&lt;/p&gt;</description>
    </item>
    <item>
      <title>veriT</title>
      <link>http://localhost:1313/tools/sat-smt/verit/</link>
      <pubDate>Sat, 07 Jun 2025 00:00:00 +0000</pubDate>
      <guid>http://localhost:1313/tools/sat-smt/verit/</guid>
      <description>&lt;p&gt;veriT is an SMT solver developed by LORIA and ULiege. It supports a wide range of theories and is designed for use in formal verification, automated reasoning, and related research areas. veriT accepts input in SMT-LIB2 and DIMACS formats and provides a command-line interface for ease of integration into verification workflows. The solver is actively maintained and distributed under the BSD license, making it suitable for both academic and industrial applications.&lt;/p&gt;</description>
    </item>
  </channel>
</rss>